

A Heterogeneous Data Plane **(kaloôm)** for Flexible P4 Processing

Jeferson Santiago da Silva, Thibaut Stimpfling, Thomas Luinaud, Bachir Fradj, Bochra Boughzala* Polytechnique Montréal, *Kaloom Inc.

- Main Ideas
 - Extend the processing limitation of a single target.
 - Combine multiple targets into a logical P4 pipeline.
 - Leverages a compiler that splits a P4 program along the different targets, based on their characteristics.
- Proof of Concept
 - Heterogeneous data plane comprising an ASIC and an FPGA.
 - The FPGA extends the memory limitation of the ASIC
 - The FPGA implements an ASIC unsupported P4 construct.

